High-level synthesis

Results: 127



#Item
11Linear algebra / Vectors / Vector calculus / Machine learning / Computational linguistics / Speech synthesis / Speaker recognition / High-level synthesis / Euclidean vector / Vector space / Computer security / Linear subspace

IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, VOL. X, NO. X, MONTH 20XX 1 Joint Speaker Verification and Anti-Spoofing in the i-Vector Space

Add to Reading List

Source URL: www.cstr.inf.ed.ac.uk

Language: English - Date: 2015-09-29 11:06:25
12Computer networking / P4 / Field-programmable gate array / Packet processing / Hardware description language / Xilinx / Network interface controller / Domain-specific language / Verilog

P4FPGA: High Level Synthesis for Networking Han Wang, Ki Suh Lee, Vishal Shrivastav, Hakim Weatherspoon Cornell University 1 Introduction

Add to Reading List

Source URL: conferences.sigcomm.org

Language: English - Date: 2016-08-02 16:10:05
13Electronic engineering / Electronic design / SystemC / High-level synthesis / NEC / Electronic design automation / Mentor Graphics / System on a chip / Integrated circuit design

Avant Technology Partners With NEC To Market High-Level Synthesis In Asia September 5, Avant Technology announced today they have partnered with NEC Corporation (NEC; TSE: 6701) to bring the award-winning C and S

Add to Reading List

Source URL: www.avant-tek.com

Language: English - Date: 2014-07-31 22:33:50
14Hardware description languages / Electronic design automation / Verilog / Digital electronics / Field-programmable gate array / High-level synthesis / Verilog-AMS / SystemVerilog

CS:APP2e Web Aside ARCH:VLOG Verilog Implementation of a Pipelined Y86 Processor∗ Randal E. Bryant David R. O’Hallaron June 5, 2012

Add to Reading List

Source URL: csapp.cs.cmu.edu

Language: English - Date: 2012-06-05 05:37:00
15Electronic design automation / Electronic design / Integrated circuits / Electronic engineering / Logic design / High-level synthesis / Integrated circuit design / Logic simulation / Field-programmable gate array / System on a chip / Application-specific integrated circuit

Microsoft PowerPoint - HLSLessons2.ppt

Add to Reading List

Source URL: mesl.ucsd.edu

Language: English - Date: 2009-06-15 02:15:38
16Subroutines / Hardware description languages / Electronic design automation / Electronic engineering / High-level synthesis / Hardware verification languages / Verilog / VHDL / Logic synthesis / Inline expansion / Parameter / Recursion

Hardware Synthesis using SAFL and Application to Processor Design (Invited Talk) Alan Mycroft1,2 and Richard Sharp1 1

Add to Reading List

Source URL: rich.recoil.org

Language: English - Date: 2006-04-13 14:58:00
17Hardware description languages / Turing machine / Formal methods / Theoretical computer science / Verilog / VHDL / Turing completeness / NP / Formal verification / High-level synthesis / Verilog-AMS

Safety to the Weak! Security Through Feebleness: An Unorthodox Manifesto Rick McGeer, US Ignite Outline

Add to Reading List

Source URL: spw16.langsec.org

Language: English - Date: 2016-06-05 23:40:05
18Electronic engineering / Electronics / Electronic design automation / Electronic design / System on a chip / Fabless semiconductor companies / Hardware description languages / Logic synthesis / Synopsys / FPGA prototyping / Field-programmable gate array / High-level synthesis

Datasheet Synplify Pro and Premier Fast, Reliable FPGA Implementation and Debug Overview

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2016-02-10 05:16:04
19Theoretical computer science / Electronic engineering / Digital electronics / Music / Electronic design automation / Formal verification / Logic in computer science / High-level synthesis / Robotics / Domain-specific language / Finite-state machine / Model checking

ExCAPE Annual Report of Activities April 2014 to MarchOverview

Add to Reading List

Source URL: excape.cis.upenn.edu

Language: English - Date: 2016-01-31 09:37:33
20Electronic engineering / Digital electronics / Electronics / Electronic design automation / High-level synthesis / SystemC / Signoff / Physical design / Integrated circuit design / Synopsys / VHDL / Verilog

A short guide to design tools and design methodology support services for academic institutes and publicly funded research laboratories throughout Europe 2016 EDITION

Add to Reading List

Source URL: www.europractice.stfc.ac.uk

Language: English - Date: 2016-02-26 14:00:14
UPDATE